Static phase offset (SPO) in conventional multiplying delay-locked loops (MDLLs) dramatically degrades the deterministic jitter performance. To overcome the issue, this paper presents a new SPO reduction technique for MDLLs. The technique is based on the observation that the SPO of MDLL is mainly caused by the non-idealities on charge pump (e.g. sink and source current mismatch), and control line (e.g. gate leakage of loop filter and voltage controlled delay line (VCDL) control circuit). With a high gain stage inserting between phase detector/phase frequency detector (PD/PFD) and charge pump, the equivalent SPO has been decreased by a factor equal to the gain of the gain stage. The effectiveness of the proposed technique is validated by a Simulink model of MDLL. The equivalent SPO is measured by the power level of reference spur.
Introduction
In high-speed data communication systems, on-chip clock multiplication plays a very important role. Phaselocked loops (PLLs) and multiplying delay locked loops (MDLLs) are widely employed to generate the accurate high-frequency on-chip timing signals from a low frequency, low jitter clock source. If a ring voltage controlled oscillator (VCO) is used in a PLL, the effect of accumulation of oscillator noise will be significant. VCO noise is mainly induced by the noise of power supply, substrate and the control line. Although a high-quality LC-tank oscillator can significantly reduce the effect of noise accumulation, it has a relatively small tuning range and occupies a large die area. This makes LC-tank VCO not the best candidate for data recovery and difficult to integrate. But an MDLL does not accumulate the noise over many cycles on VCDL. Most of the MDLLs are first-order systems; this means that it does not rely on a wide loop-bandwidth to correct for VCDL jitter; conse-quently the jitter peaking is negligible [1] and the system is also unconditionally stable.
However, relatively high reference spur caused by SPO between the reference edge and its counterpart of MDLL output dramatically degrades its deterministic jitter performance. Different techniques of reducing SPO in MDLL have been reported [2] - [7] .
[2] proposed a method to inject the clean reference edges with different phases into different delay stage of VCDL pseudo-randomly. So the SPO also pseudo-randomly showed up on different MDLL output cycle in one reference period. Theoretically the reference spur can be lowered by 20log(N) dB, where N is the division ratio. In [3] a narrow bandwidth auxiliary loop is employed to compensate for the mismatch of charge pump current. Similar to [3] , a digital method has been proposed in [4] . In [5] the MDLL output signal is firstly divided by 2, then the divided two parts are sampled by a high-resolution time to digital converter (TDC) separately and finally the results are compared to generate phase error control signal. Similar to [5] , a 1-bit TDC and a lowbandwidth delay-tuning path has been employed. The low-bandwidth ensures to supress the TDC quantization noise to be low enough. In [6] , the design focused on positioning of control signal of MUX which selected the clean reference edge or the delay line output feedback signal and the design also focused on a highly matched charge pump (CP). [7] proposed a fractional-N MDLL. A digital to time (DTC) block has been proposed to generate fine-resolution varying reference edge to compensate for SPO.
Although the reference spur performance of MDLL has been improved with all the reported SPO reduction techniques, it still cannot compare with that of PLL. Research effort is still largely needed. To attempt to shorten the research gap, this work proposed a new SPO reduction technique that is inserting a gain stage between PD/PFD and charge pump to achieve lower equivalent SPO.
Background

Operation Principle of MDLL
Typically, MDLL can be divided into two types, edge combiner based and cyclic reference injection based. For the edge combiner based MDLL shown in Figure 1(a) , the frequency multiplication is realized by combining the reference edges propagating in the VCDL with equally spaced phases. Compared with the PLL based clock generator, this implementation is easier to design but multiplication ratio is fixed and the mismatches in the delay stages and edge-combining logic significantly contribute the output deterministic timing jitter.
The cyclic reference injection based MDLL shown in Figure 1 (b) is very similar as a PLL except for the extra MUX and Select Logic blocks. With the MUX, the VCDL output is fed back to its input, and forms a ring VCO as MUX control signal Sel is 0. When Sel changes to 1, the rising edge of reference signal f ref will inject and propagate in the VCDL. And the clean reference edge resets the phase noise accumulated in the previous M-1 cycles. The high-frequency signal generated from the VCO-like VCDL is divided by the divider and a pulse signal last is generated at every M cycles. The last signal triggers the select logic to generate Sel. The signal Sel also enables the phase detector to produce the phase difference between the rising edge of f ref and its counterpart of f out then feed it to charge pump to generate the VCDL control signal V ctrl to adjust the delay of VCO-like VCDL. This type of MDLL can easily achieve frequency programmable multiplication. Another significant advantage over the edge combiner based MDLL is that the output frequency is less sensitive to the mismatch among the VCDL. Because each edge of the output passes through the same delay element, the fixed pattern jitter due to mismatch among delay stages is avoided.
Mechanisms of SPO
In PLL, SPO does not cause as much reference spur as MDLL does because in PLL the reference edge does not replace the counterpart of VCO output. SPO in PLL and MDLL is shown in Figure 2 . It can be seen that although PLL output has SPO, the period of the Nth cycle is almost the same as the average period of other cycles. However, comparing with PLL output, if MDLL output has SPO, the period of Nth cycle is much different (either larger or smaller) from the average period of other cycles. SPO is mainly caused by the sink and source current mismatch in charge pump and the current leakage on the control line. The charge pump output current in locked state due to mismatch is shown in Figure 3 . Please refer to [8] for more detailed analysis about charge pump current mismatch.
The SPO can be calculated in both phase and time domain [8] [9] . In the case with leakage current on control line, 
where ϕ SPO and τ are the phase and time domain static phase offset, T ref is the period of reference signal, I leak is the leakage current on control line and I CP is the average charge pump current. In the case of sink and source current mismatch in charge pump, 
where T reset is the reset time of tri-state phase frequency detector (PFD), I UP and I DN are the source and sink current of charge pump. Here I UP is assumed to be larger than I DN . If I DN is larger than I UP , Equation (2) 3. Proposed SPO Reduced MDLL
Concept of the Proposed SPO Reduction Technique
The concept of block diagram of the proposed SPO reduction technique is shown in Figure 4 . Figure 4(a) shows the S-domain model of cyclic reference injection based MDLL. To model the edge combiner based MDLL, the only requirement is to change the division ratio to "1" because the loop (shown in Figure 1(a) ) essentially is a DLL. The SPO shown in Figure 2(c)-(d) is modeled as phase error Δθ shown in Figure 4(b) . Because the charge pump current mismatch and leakage current on the control line are not proportional to charge pump current value, if a high gain stage with gain of G is inserted between PD/PFD and charge pump shown in Figure 4(c) , at the same time decrease the charge pump current by a factor of G, the loop characteristic is not changed but the equivalent SPO has been decreased to Δθ/G shown in Figure 4 (d).
Proposed SPO Reduced MDLL
To achieve a gain stage between the PD/PFD and charge pump, one possible way is to employ time amplifiers to amplify the UP and DN pulses width of tri-state PFD. Another way is to convert the time domain signal, VCDL output phase signal, to a voltage signal. Because to process a voltage-domain signal is much easier than to process a time-domain signal this work adopted the second method. 
Simulation Results
The proposed MDLL described above was verified by a behavioral model built in Simulink shown in Figure 7 . It mainly consists of a VCDL modeled with a Variable Delay Line, a divider with division ratio of 10, a block of Extract period value extracting each cycle period value from VCDL output f out waveform and a block of PD + V/I shown in Figure 8 extracting SPO. Loop filter capacitor is modeled with Integrator1. Loop Gain1 is the product of factor of period to voltage conversion, factor of voltage to current conversion, loop filter gain and VCDL gain. Tn in Figure 8 is the n-th output period, G1 is the gain of period to voltage converter equivalent to the gain of the gain stage in Figure 4 . (G1*G2) is equivalent to the gain of the integrator in Figure 5(b) . The Nth period is deducted by the integrated value to extract the period error value which is integrated again to generate a new average period value. This procedure will be repeated as long as the circuit operates. Since the main in-lock error appears in the last period within one reference cycle, this error detection is controlled by Sel1. Then the error value is sent to loop filter to generate a control voltage to tune the VCDL delay. Non-idealities caused SPO is modeled as an additive constant which is labeled as "SPO" shown in Figure 8 . This "SPO" has the unit of time.
The reference signal f ref is 100MHz, division ratio is 10 and the Initial propagation delay is 480 ps. Loop Gain1 = 1.28 e4 and TranSPOrt Delay2 = 2.5 ns. Simulation results of the MDLL output signal spectra are shown in Figure 9 . The center frequencies in all of the spectra plots are 1 GHz. In Figure 9(a) , the SPO and G1 are set to 0 and 1 respectively, the spectrum plot shows that the reference spur has similar power to noise floor. In Figure 9 SPO = 2e−12 and G1 = 1, the reference spur is about −30 dBc. In Figure 9 (c), SPO = 2e−12 and G1 = 10, the reference spur is about −50 dBc. In Figure 9 (d), SPO = 2e−12 and G1=50, the reference spur is about −64 dBc.
Conclusion
A concept of static phase offset reduction technique for MDLL has been proposed. The concept is also effective for PLL. A SPO reduction MDLL based on the concept has been proposed. It is verified by a behavioral simulink model. The simulation results validated both the proposed concept and the SPO reduction MDLL. The reduced equivalent SPO is measured by the power of reference spur level.
